INFORMATION DISCLOSURE STATEMENT BY APPLICANT PATO FORM 1449

Atty. Docket No. 02885/76	Serial No. 10/757,900	-
Applicant(s) Vorbach et al.		-
Filing Date 01/14/2004	Group Art Unit	_

NOV 0 9 2006

U. S. PATENT DOCUMENTS A COMPANY PATENT/ PATENT/ CLASS SUB NAME FILING INITIALS **PUBLICATION PUBLICATION** DATE **CLASS** NUMBER DATE 4,498,134 Not Consider February 5, 1985 Etchells et al. 5,012,178 December 10, 1991 Matsumoto 5,410,723 April 25, 1995 Schmidt et al. 5,600,845 February 4, 1997 Gilson 5,887,165 March 23, 1999 Martel et al. 5,936,424 April 10, 1999 Young et al. 5,933,642 August 3, 1999 Baxter et al. 5,978,260 November 2, 1999 Trimberger et al. 5,065,308 November 12, 1999 **Evans** 6,020,758 February 1, 2000 Patel et al. 6,023,564 February 8, 2000 Trimberger 6,058,469 May 2, 2000 Baxter 6,086,628 July 11, 2000 Dave et al. 6,092,174 J)(ly 18, 2000 Roussakov 6,150,837 November 21, 2000 Beal et al. 6,150,839 November 2) 2000 New et al. 6,173,434 January 9, 2001 Wirthlin et al. 6,219,833 April 17, 2001 Solomon et al. 6,230,307 May 8, 2001 Davis et al. 6,240,502 May 29,2001 Panwar et al. 6,321,373 November 20, 2001 Ekanadham et al. 6,496,971 December 17, 2002 Lesea et al. 6,587,939 July 1, 2003 Takano 6,704,8/16 March 9, 2004 Burke April 6, 2004 6,717,436 Kress et al. 6,728,871 April 27, 2004 orbach et al. 2001/0010074 July 26, 2001 Nishihara et al. 200/2/0045952 April 18, 2002 Blemel March 20, 2003 2003/0055861 ∆ai et al. Not Considered 2004/0168099 August 26, 2004 Vorbach et al

FOREIGN PATENT DOCUMENTS

EXAMINER'S	DOCUMENT	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSI	LATION
INITIALS	NUMBER					YES	NO
				<u></u>			

INFORMATION DISCLOSURE STATEMENT BY APPLICANT PTO FORM 1449

Atty. Docket No. 02885/76	Serial No. 10/757,900
Applicant(s) Vorbach et al.	
Filing Date 01/14/2004	Group Art Unit

EXAMINER'S	DOCUMENT	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSI	LATION
INITIALS	NUMBER					YES	NO
rot Consider	0 208 457	June 24, 1986	EPO				
107 COVERED	0 463-721	January 2, 1992	EPO		 		
1	0 485 690	May 20, 1992	EPO				
	0 497 029	August 5, 1992	EPO				
	**0 726 532	August 14, 1996	EPO		f		
	38 55 673	November 20, 1996	Germany			Abstract	
	1 102 674	July 13, 1999	EPO		·		
	199 26 538	December 14, 2000	Germany				
	8-44581	February 16, 1996	Japan			Abstract+	
	7-154242	June 16, 1995	Japan			Abstract+	
	58-58672	April 7, 1983	Japan			Abstract+	
	2-226423	September 10, 1990	Japan			Abstract+	
	5-276007	October 22, 1993	Japan			Abstract+	
	8-250685	September 27, 1996	Japan			Abstract+	
	2-130023	May 18, 1990	Japan			Abstract+	
	1 146 432	October 17, 2001	EPO		***************************************		
	WO94/06077	March 17, 1994	WIPO			Abstract	
	WO99/00731	January 7, 1999	WIPO				
	WO99/00739	January 7, 1999	WIPO	<u> </u>			
	WO99/40522	August 12, 1999	WIPO				
	WO00/38087	June 29, 2000	WIPO				
	WØ 01/55917	August 2, 2001	WIPO				
107 Consider	WO 99/12111	March 11, 1999	WIPO	· · · · · · · · · · · · · · · · · · ·			
		+ = Abstract plus pa r IDS, but re-cited herein					

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
Not Conside	Alippi, et al., "Determining the Optimum Extended Instruction Set Architecture for Application Specific Reconfigurable VLIW CPUs, DEEE., 2001, pp. 50-56
	Athanas, "A Functional Reconfigurable Architechture and Compiler for Adoptive Computing,", IEEE, pages 49-55.
	Baumgarte, V., et al., PACT XPP "A Self-reconfigurable Data Processing Architecture," PACT Info. GMBH, Munchen Germany, 2001, 7 pages.
	Beck et al., "From control flow to dataflow," Department of Computer Science, Comel Univ., Ithaca, NY (October 1989), pp. 1-25.
	Becker, J. et al., "Parallelization in Co-compilation for Configurable Accelerators - a Host/accelerator Partitioning Compilation Method," proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, February 10-13, 1998, 11 pages.
	Callahan, et al. "The Garp Architerchture and C Copiler," Computer, April 2000, pages 62-69.
	**Cardoso, J.M.P., "Compilation of Java™ Algorithms onto Reconfigurable Computing Systems with Exploitation of Operation-Level Parallelism," Ph.D. Thesis, Universidade Pecnica de Lisboa (UTL), Lisbon, Portugal October 2000 (Table of Contents and English Abstract only).
	Diniz, et al., "Automatic Synthesis of Data Storage and Control Structures for FPGA-based Computing Engines", 2000, IEEE, pages 91-100
	Dutt, et al., "If Software is King for Systems-on-Silicon, What's New in Compiler?, IEEE., 1997, pp. 322-325
Not Congde	Fineberg, et al., "Experimental Analysis of a Mixed-Mode Parallel Architecture Using Bitonic Sequence Sorting", Vol. 11. No. 3, March 1991, pages 239-251

INFORMATION DISCLOSURE STATEMENT BY APPLICANT PTO FORM 1449

Atty. Docket No. 02885/76	Serial No. 10/757,900	
Applicant(s) Vorbach et al.		
Filing Date 01/14/2004	Group Art Unit	

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
NA Considere	Fornaciari, et al., System-level power evaluation metrics, 1997 Proceedings of the 2nd Annual IEEE International Conference on Innovative Systems in Silicon, New York, NY, October 1997, pp. 323-330.
	Gokhale, et al., "Automatic Allocation of Arrays to Memories in FPGA processors with Multiple Memory Banks", Field- Programmable Custom Computing Machines, 1999, IEEE, pages 63-67
	**Hammes, Jeff et al., "Cameron: High Level Language Compilation for Reconfigurable Systems," Department of Computer Science, Colorado State University, Conference on Parallel Architectures and Compilation Techniques, October 12-16, 1999, 9 pages.
	Hauser, J.R. et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, IEEE, 1997, pages 24-33.
	Hedge, "3D WASP Devices for On-line Signal and Data Processing, 1994, International Conference on Wafer Scale Integration, pages 11-21
	Iseli, et al. "A C++ Compiler for FPGA Custom Execution Units Synthesis," IEEE. 1995, pp. 173-179
	Jacob, et al., "Memory Interfacing and Instruction Specification for Reconfigurable Processors", ACM 1999, pages 145-154
	John, et al., "A Dynamically Reconfigurable Interconnect for Array Processors", Vol. 6, No. 1, March 1998, IEEE, pages 150-157
	Ling, "WASMII: An MPLD with Data-Driven Control on a Virtual Hardware," Journal of Supercomputing, Kluwer Acdemic Publishers, Dordrecht, Netherlands, 1995, pp.253-276.
	**Myers, G. "Advances in Computer Architecture," Wiley-Interscience Publication, 2nd ed., John Wiley & Sons, Inc., 1978, pp. 463-494.
	**Mirsky, E., et al, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, 1996, pp. 157-166.
	Piotrowski, "IEC-BUS, Die Funktionsweise des IEC-Bus und seine Anwendung in Geräten und Systemen", 1987, Franzis-Verlag GmbH, München, pp. 20-25
	Schmit, et al., Hidden Markov Modeling and Fuzzy Controllers in FPGAs, FPGAs for Custom Computing Machines, 1995; Proceedings, IEEE Symposium on Napa Valley, CA, April 1995, pp. 214-221.
	Shirazi, et al., "Quantitative analysis of floating point arithmetic on FPGA based custom computing machines," IEEE Symposium on FPGAs for Custom Computing Machines, IEEE Computer Society Press, April 19-21, 1995, pp. 155-162.
	Siemers, "Rechenfabrik Ansaetze Fuer Extrem Parallele Prozessoren", Verlag Heinze Heise GmbH., Hannover, DE No. 15, July 16, 2001, pages 170-179
	Simunic, et al., Source Code Optimization and Profiling of Energy Consumation in Embedded Systems, Proceedings of the 13th International Symposium on System Synthesis, September 2000, pp. 193-198.
	The XPP White Paper, Release 2.1, PACT - A Technical Perspective, March 27, 2002, pages 1-27.
	Villasensor, et al., "Express Letters Video Communications Using Rapidly Reconfigurable Hardware," IEEE Transactions on Circuits and Systems for Video Technology, IEEE, Inc. NY, December 1995, pp. 565-567.
	**Wada et al., "A Performance Evaluation of Tree-based Coherent Distributed Shared Memory" Proceedings of the Pacific RIM Conference on Communications, Comput and Signal Processing, Victoria, May 19-21 1993, pp. 390-393.
	Weinhardt, Markus et al., "Pipeline Vectorization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 2, February 2001, pp. 234-248.
	Weinhardt, et al. "Pipeline Vectorization for Reconfigurable Systems", 1999, IEEE, pages 52-60
	**XLINX, "Logic Cell Array Families: XC4000, XC4000A and XC4000H," product description, pp. 2-X 2-9, 2-14, 2-15, 8-16, and 9-14.
	Ye, et al., "A Compiler for a Processor With A Reconfigurable Functional Unit," FPGA 2000 ACM/SIGNA International Symposium on Field Programmable Gate Arrays, Monterey, CA Feb. 9-11, 2000, pp. 95-100.
Not Conside a	Zhang, et al., Architectural Evaluation of Flexible Digital Signal Processing for Wireless Receivers, Signals, Systems and Computers, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd. 1, 29 October 2000, pp. 78-83.
EXAMINER	/Cynthia Britt/ DATE CONSIDERED 01/25/2007
EXAMINER:	Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not
in conformanc	e and not considered. Include copy of this form with next communication to applicant.

INIEC	RMATION DISCLO	SIIDE	Atty. Docket 02885/76	No.	Serial N 10/757,9		
	TEMENT BY APPLI	CANT	Applicant(s) Vorbach et al				
	PTO FORM 1449	一个一个	Filing Date January 14,	2004	Group A		
	Alp.		S. PATENT DOC	UMENTS		1	
EXAMINER INITIALS	PATENT/ PUBLICATION NUMBER	7 & TRAP PUBLI	TENT/ CATION ATE	NAME	CLASS	SUBCLASS	FILING DATE
not Consider	RE34363		August 31, 1993	Freeman			
	2,067,477	J	anuary 12, 1937	J.B. Cooper		2	
	3,242,998		March 29, 1966	C.H. Gubbins			
	3,681,578		August 1, 1972	Stevens			
	3,757,608	Sep	tember 11, 1973	Willner			
	3,855,577	Dec	cember 17, 1974	Vandierendonck			
	4,498,172	ı	February 5, 1985	Bhavsar			
	4,566,102		anuary 21, 1986	Hefner			
	4,591,979		May 27, 1986	Iwashita			
	4,663,706	`	May 5, 1987	James et al.			
	4,682,284		July 21, 1987	Schrofer			
	4,706,216	No	vember 10, 1987	Carter			
	4,720,780	J	anuary 19, 1988	Dolecek			
	4,739,474		April 19, 1988	Holsztynski			
	4,761,755		August 2, 1988	Ardini et al.			
	4,811,214		March 7/1989	Nosenchuck et al.			
	4,852,043		July 25, 1989	Guest			
	4,852,048		July 25, 1989	Morton			
	4,860,201		August 22, 1989	Miranker et al.			
	4,870,302	Sep	tember 26, 1989	Freeman			
	4,891,810		January 2, 1990	de Corlieu et al.			
	4,901,268	Fe	ebruary 13, 1990	Judd			
	4,910,665		March 20, 1990	Mattheyses et al.			
	4,967,349		October 30, 1990	Dawes			
	5,014,193		May 7, 1991	Garner et al.			
	5,015,884		May 14, 1991	Agrawal et al.	\		
	5,021,947		June 4, 1991	Campbell et al.			
$\vdash \downarrow$	5,023,775		June 11, 1991	Poret			
	5,043,978		August 27, 1991	Nagler et al.	•		
	5,047,924	Sep	tember 10, 1991	Matsubara et al.			
	5,081,375	J	lanuary 14, 1992	Pickett et al.			
Not Consid	5,109,503		April 28, 1992	Cruickshank et al.		. \	

EXAMINER'S' INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILINC DATE
Vot Consider	nod 5,1 13,498	May 12, 1992	Evan et al.			
	5,115,340	May 19, 1992	Okamoto et al.			
	5,123,109	June 16, 1992	Hillis			
	5,125,801	June 30, 1992	Nabity et al.		/	
	5,128,559	July 7, 1992	Steele			
	5,142,469	August 25, 1992	Weisenborn		V	
	5,144,166	September 1, 1992	Camarota et al.	/	1	
	5,193,202	March 9, 1993	Lee et al.			
	5,203,005	April 13, 1993	Horst			
	5,204,935	April 20, 1993	Mihara et al.			
	5,208,491	May 4, 1993	Ebeling et al			
	5,226,122	July 6, 1998	Thayer et al.			
	5,233,539	August 3, 1993	Agrawal et al.			
	5,247,689	September 21, 1993	Ewert			
	5,274,593	December 28, 1993	Proebsting			
1.	5,287,472	February 15, 1994	Horst			
	5,294,119	March 15, 1994	Vincent et al.			
	5,301,284	April 5, 1994	Estes et al.		1	
	5,301,344	April 5, 1994	Kolchinsky		<u> </u>	
.	5,303,172	April 12, 1994	Magar et al.			
	5,336,950	August 9, 1994	Popli et al.			
	5,347,639	September 13, 1994	Rechtschaffen et al.			
	5,349,193	September 20, 1994	Mott et al.			
	5,353,432	October 4, 1994	Richek et al.	<u> </u>		
	5,361,373	November 1, 1994	Gilson	\		
	5,379,444	January 3, 1995	Mumme	1		
	5,410,723	April 25, 1995	Schmidt et al.	\		
	5,418,952	May 23, 1995	Morley et al.			
	5,421,019	May 30, 1995	Holsztynski et al.	 		
	5,422,823	June 6, 1995	Agrawal et al.			
	5,425,036	June 13, 1995	Liu et al.	1		<u> </u>
	5,426,378	June 20, 1995	Ong	-		
		June 27, 1995	Flood et al.	· · · · · · · · · · · · · · · · · · ·	/	
	5,428,526 5,430,687	June 27, 1995 July 4, 1995	Hung et al.	· · · · · · · · · · · · · · · · · · ·	\ - ' \	
					\	
	5,440,245	August 8, 1995	Galbraith et al.		 	
	5,440,538	August 15, 1995	Olsen et al.		+	
1 Amail	5,442,790 1.0 5,444,394	August 15, 1995 August 22, 1995	Nosenchuck Watson et al.		1	

EXAMINER'S' INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
Wat Consider	5,448,186	September 5, 1995	Kawata		SUBCLASS	
	5,455,525	October 3, 1995	Ho et al.			
	5,457,644	October 10, 1995	McCollum			
	5,465,375	November 7, 1995	Thepaut et al.			
	\$,473,266	December 5, 1995	Ahanin et al.	/		
	5, 73,267	December 5, 1995	Stansfield			
	5,475,583	December 12, 1995	Bock et al.			
	5,475,803	December 12, 1995	Stearns et al.			
	5,475,856	December 12, 1995	Kogge			· · · · · ·
	5,483,620	January 9, 1996	Pechanek et al.		·····	
	5,485,103	January 16, 1996	Pedersen et al.			
	5,485,104	January 16, 1996	Agrawal et al.			
	5,489,857	February 6, 1996	Agrawal et al.			
	5,491,353	February 13, 1996	Kean			
	5,493,239	February 20, 1996	Zlotnick	<u> </u>		
	5,497,498	March 5, 1996	Taylor			
	5,506,998	Aphil 9/1996	Kato et al.		,	
	5,510,730	April/23, 1996	El Gamal et al.			
	5,511,173	April 23, 1996	Yamaura et al.			
	5,513,366	April 30, 1998	Agarwal et al.			
	5,521,837	May 28, 1996	Frankle et al.		· · · · · · · · · · · · · · · · · · ·	
	5,522,083	May 28, 1996	Gove et al.			
	5,530,873	June 25, 1996	Takano			
	5,530,946	June 25, 1996	Bouvier et al.			
	5,532,693	July 2, 1996	Winters et al.		_	
	5,532,957	July 2, 1996	Malhi			
	5,535,406	July 9, 1996	Kolchinsky	•		
	5,537,057	July 16, 1996	Leong et al.			
	5,537,601	July 16, 1996	Kimura et al.			
	5,547,530	July 30, 1996	Cliff et al.			
	5,544,336	August 6, 1996	Kato et al.			
	\$,548,773	August 20, 1996	Kemeny et al.			
	5,555,434	September 10, 1996	Caristedt			
	5,559,450	September 24, 1996	Ngai et al.	1		
	5,561,738	October 1, 1996	Kinerk et al.			
	5,570,040	October 29, 1996	Lytle et al.		<u> </u>	
	5,574,930	November 12, 1996	Halverson Jr. et al.			
por Considera	5,583,450	December 10, 1996	Trimberger et al.			1

EXAMINER'S' INITIALS	PATENT/ PUBLICATION \ NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
lot Considered	5,586,044	December 17, 1996	Agrawal et al.			
	5,587,921	December 24, 1996	Agrawal et al.			
	5,588,152	December 24, 1996	Dapp et al.			
	5,590,345	December 31, 1996	Barker et al.			
	5,390,348	December 31, 1996	Phillips et al.			
	5,596,742	January 21, 1997	Agarwal et/al.			•
	5,600,263	February 4, 1997	El Gamal Abbas et al.			
	5,611,049	March 11, 1997	Pitts			
	5,617,547	April 1, 1997	Feeney et al.			
	5,625,806	April 29, 1997	Kromer			
	5,634,131	May 27, 1997	Matter et al.			
	5,649,176	July 15, 1997	Selvidge et al.			
	5,649,179	(uly 15, 1997	Steenstra et al.			
	5,652,894	July 29, 1997	Hu et al.			
	5,655,069	August 5, 1997	Ogawara et al.			
	5,655,124	August 5, 1997	Lin			
	5,657,330	August 12, 1991	Matsumoto	-		
	5,659,797	August 19, 1997	Zandveld et al.			
	5,675,743	Øctober 7, 1997	Mavity			
	5,680,583	October 21, 1997	Kuijsten			
	5,713,037	January 27, 1998	Wilkinson et al.			
	5,717,943	February 10, 1998	Barker et al.			
	5,732,209	March 24, 1998	Vigil et al.			
	5,734,921	March 31, 1998	Dapp et al.			
	5,742,180	/ April 21, 1998	Dettor et al.			
	5,748,872	May 5, 1998	Norman			
	5,754,827	May 19, 1998	Barbier et al.			
	5,754,871	May 19, 1998	Wilkinson et al.	\		
	5/60,602	June 2, 1998	Tan			
	5,761,484	June 2, 1998	Agarwal et al.			
	5,773,994	June 1998	Jones			
	5,778,439	July 7, 1998	Timberger et al.			
	5,784,636	July 21, 1998	Rupp			
	5,794,059	August 11, 1998	Barker et al.			
	5,794,062	August 11, 1998	Baxter		1	
	5,801,715	September 1, 1998	Norman	_		
	5,802,290	September 1, 1998	Casselman			
or Consideral	5,828,229	October 27, 1998	Cliff et al.			

EXAMINER'S INITIALS	PATENT/ PUBLICATION ! NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
onside	5,828,858	October 27, 1998	Athanas et al.)	
	5,838,165	November 17, 1998	Chatter			
	5,844,888	December 1, 1998	Narjjyka			
	5,848,238	December 8, 1998	Shimomura et al.			
	5,854,918	December 29, 1998	Baxter			
	5,859,544	January 12, 1999	Norman			
	5,865,239	February 2, 1999	Сатт			
	5,867,691	February 2, 1999	Shiraishi			
	5,867,723	February 2, 1999	Peters et al.			
1	5,884,075	March 16, 1999	Hester et al.			
	5,887,162	March 23, 1999	Williams et al.			,
	5,889,982	March 30, 1999	Rodgers et al.			
İ	5,892,370	April 6, 1999	Eaton et al.			
	5,892,961	April 6, 1999	Trimberger			
	5,901,279	May 4, 1999	Davis III			
	5,915,123	June 22, 1999	Mirsky et al.			
	5,924,119	July 13, 1999	Sindhu et al.			
	5,927,423	July 27, 1999	Wada et al.			
	5,936,424	April 10, 1999	Young et al.			
	5,943,242	August 24, 1999	Vorbach et al.			
	5,956,518	September 21, 1999	DeHon et al.			
	5,966,534	October 12, 1999	Cooke et al.			
	5,970,254	October 19, 1999	Cooke et al.			<u> </u>
	6,011,407	January 4, 2000	New			
	6,014,509	January 11, 2000	Furtek et al.			
-	6,021,490	February 1, 2000	Vorbach et al.			
	6,023,742	February 8, 2000	Ebeling et al.			
	6,034,538	March 7, 2000	Abramovici	\		
	6,038,650	March 14, 2000	Vorbach et al.	\		
1	6,038,656	March 14, 2000	Cummings et al.			
1	6,047,115	^ April 4, 2000	Mohan et al.			
1	6,049,227	April 11, 2000	Lawman			<u> </u>
1	6,052,773	April 18, 2000	DeHon et al.		†	
-	6,054,873	April 25, 2000	Laramie	<u> </u>		
- .	/		Vorbach et al.	 		
1	6,081,903	June 27, 2000		 	\	
	6,085,317	July 4, 2000	Smith	 	 	
Jot Consid	6,088,795 6,105,105	July 11, 2000 August 15, 2000	Vorbach et al. Trimberger et al.	 		

EXAMINER'S' INITIALS		PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
Not	enside	d 6,108,760	August 22, 2000	Mirsky et al.			
		6,119,181	September 12, 2000	Vorbach et al.			
		6,122,719	September 19, 2000	Mirsky et al.		1	
		6,125,408	September 26, 2000	McGee et al.			
		6,127,908	October 3, 2000	Bozler et al.			
		6,172,520	January 9, 2001	Lawman et al.			
		6,202,182	March 13, 2001	Abramovici et al.			
		6,243,808	June 5, 2001	Wang			
		6,260,179	July 10, 2001	Ohsawa et al.			
\exists		6,263,430	July 17, 2001	Trimberger et al.			
\neg		6,279,077	August 21, 2001	Nassepoakht et al.			
		6,282,627	August 28, 2001	Wong et al.			
		6,288,566	September 11,2001	Hanrahan et al.			
		6,289,440	September 11, 2001	Casselman			
		6,298,472	October 2, 2001	Phillips et al.			
		6,311,200	October 30, 2001	Hanrahan et al.			
\top		6,321,366	November 20, 2001 /	Tseng et al.			
		6,338,106	January 8, 2002	Vorbach et al.			
		6,341,318	January 22, 2002	Dakhil			
		6,347,346	February 17, 2002	Taylor			
		6,349,346	February 19, 2002	Hanrahan et al.			
		6,370,596	April 9, 2002	Dakhil			
		6,378,068	April 23, 2002	Foster et al.			
T		6,389,379	May 14, 2002	Lin et al.			
		6,389,579	May 14, 2002	Phillips et al.			
		6,392,912	May 21, 2002	Hanrahan et al.			
		6,405,299	June 11, 2002	Vorbach et al.			
		6,421,817	July 16, 2002	Mohan et al.			
	,	6,425,068	July 23, 2002	Vorbach et al.			
		6,457,116/	September 24, 2002	Mirsky et al.			
		6,477,643	November 5, 2002	Vorbach et al.			
		6,489,937	November 12, 2002	Vorbach et al.			
	T	6,480,954	November 12, 2002	Trimberger et al.			
	1	6,513,077	January 28, 2003	Vorbach et al.			
		6,519,674	February 11, 2003	Lam et al.			
	1	6,526,520	February 25, 2003	Vorbach et al.			
		6,538,468	March 25, 2003	Moore			
泔	onsider		March 25, 2003	Seawright			

EXAMINER'S	PATENT/			PATENT/		NAME		CLASS	SUBCLASS		FILING
INITIALS	<u> </u>	UBLICATION NUMBER		PUBLICATION DATE	NA NA		AME			7	DATE
Pot Consider	(6,542,99		98	April 1, 2003			Vorbach et al.	 -	L_		
	ļ	6,571,3	81	May 27,	2003		Vorbach et al.		\angle		
		6,657,4	57	December 2,	2003	1	Hanrahan et al.				
		6,697,9	79	February 24,	2003		Vorbach et al.				
		6,687,7	88	February 3,	2004		Vorbach et al.				
		2002/00384	14	March 28,	2002		Taylor et al.				
		2002/014350		October 3, 2		_	Drusinsky			<u></u>	
		2002/01442	29	October 3, 200			Hanrahan				
		2002/01658	86	November 7,	2002		Lam				
		2003/01235	79	July 3,	2003		Safavi et al.				
		2003/00147	43	January 16,	2003		Cooke et al.				,
		2003/00466	07	March 6,	2003		Vorbach				
		2003/00527	11	March 20,	2003		Taylor et al.				
		2003/00558	61	March 20,	2003						
		2003/00560	85	March 2,	2003	03 Vorbach					
		2003/00560	91 /	/ March 20,	2003	003 Greenberg					
	2003/0056202		02	March 20, 200			Vorbach				
		2003/00936	62	May 15,	2003		Vorbach et al.				
	2003/0097513		13	May 22,	2003		Vorbach et al.				
	2903/0135686		July 17,	2003		Vorbach et al.					
al I	. 1	2004/00158	99	January 22,	2004		May et al.				
Not loss	della	2004/00250	05	February 5,	2004		Vorbach et al.				
P				FOREIGN PATI	ENT D	OCUMEN	TS				<u>-</u>
EXAMINER'S		OCUMENT		DATE			· ·		}	TRAN	SLATION
INITIALS	<u> </u>	NUMBER				COUNTRY CLASS		SUB-CLASS		YES	NO
Not Consi	00021	360		May 13, 1987		Europe			4		
	0 428	327		May 22, 1991		Europe					
-	0 477	809		April 1, 1992		Europe			_	,	
	0 539	595		May 5, 1993		Europe	<u> </u>				-
	0 628	917		December 14, 1994	L.,	Europe				<u> </u>	
	0 678	985		October 25 1995	$ \angle $	Europe	ļ				
	0 686	915		December 13 1995		Ешторе		<u> </u>			
<u> </u>	0 707	269		April 17 1996		Europe	<u> </u>	ļ <u>.</u>		-	
	0 726	532		July 2, 1998		Europe	<u></u>				
	0 735	685		October 2, 1996		Europe		1			_
	0 748	051		December 11, 1996	 	Europe					<u> </u>
1 A A	0 835	685		October 2, 1996	<u> </u>	Europe					
Not Lons 18	0926	594		June 30, 1999	<u> </u>	Europe			\geq		

Dot Considered	1 102 674	July 13, 1999	Europe				
	42 21 238	January 5, 1994	Germany				
	44 16 881	November 17, 1994	Germany				
	100 28 397	December 20, 2001	Germany				
	100 36 627	February 14, 2002	Germany		/		
	101 29 237	April 18, 2002	Germany		/		
	102 04 044	August 14, 2003	Germany				
	196 51 075	June 10, 1998	Germany				
	196 54 593	July 2, 1998	Germany				
	196 54 595	July 2, 1998	Germany				
	196 54 846	July 9, 1998	Germany	/			
	197 04 044	August 13, 1998	Germany				
	197 04 728	August 13, 1998	Germany				
	197 04 742	September 24, 1998	Germany				
	198 07 872	August 20, 1999	Germany	/			
	198 61 088	February 10, 2000	Germany				
	WO90/04835	May 3, 1990	рст				
	WO90/11648	October 4, 1990	PCT				
	WO93/11503	June 10, 1993	PCT				
	WO94/08399	April 14, 1994	PCT				
	WO95/00161	January 5, 1995	PCT				
	WO95/26001	September 28, 1995	РСТ				
	WO98/26356	June 18, 1998	PCA				
	WO98/28697	July 2, 1998	PCT				
	WO98/29952	July 9, 1998	PCT				
	WO98/31102	July 16, 1998	PCT				
	WO98/35299	August 13, 1998	PCT		·		
	WO99/32975	July 1, 1999	PCT				
	WO99/44147	September 2, 1999	PCT				
	WO99/44120	September 2, 1999	РСТ				
	WO00/17771	March 30, 2000	PCT				
	WO00/77652 /	December 21, 2000	PCT				
	WO02/13000	February 14, 2002	РСТ				
	WO02/21010	March 14, 2002	РСТ				
	WO02/29600	April 11, 2002	PCT		`		
	WO02/71248	September 12, 2002	РСТ				
	WO02/71749	September 12, 2002	РСТ				
	WO024103532	December 27, 2002	РСТ				
	WQ03/17095	February 27, 2003	РСТ			\	
Not Consider	WO03/23616	March 30, 2003	РСТ				

Not Pol	51A0WQ03/25781_1	March 27, 2003	PCT					
Not Bul	ero W003/32975	July 1, 1999	PCT					
Dot Coase	a Cawo03/36507	May 1, 2003	PCI	>		<u> </u>		
EXAMINER'S		•	OCUMENTS TLE, DATE, PERTINEN	T PAGES, ETC.				
INITIALS A SI DA abi et al., "PLD Integrates Dedicated High-speed Data Buffering, Complex State Machine, and Fast Decode Array," conference record								
(WESCON, Sep. (28, 1993, pp. 432-436							
	Ade et al., "Minimum Memory Buffers in DSP Applications," Electronics Letters, vol. 30, No. 6, March 17, 1994, pp. 469-471 Villasenor, John et al., "Configurable Computing," Scientific American, Vol. 276, No. 6, June 1997, pp. 66-71.							
	Villasenor, John et al., "Configurable Computing Solutions for Automatic Target Recognition," <u>IEEE</u> , 1996 pp. 70-79. Tau, Edward et al., "A First Generation DPGA Implementation," <u>FPD'95</u> , pp. 138-143							
	Athanas, Peter et al., "Quantitative Analysis of Floating Point Arithmetic on FPGA Based Custom Computer Machines" IEEE Symposium on FPGAs For Custom Computing Machines, <u>IEEE Computer Society Press</u> , April 1995, pp. 155-162 Athanas, Peter et al., "An Adaptive Hardware Machine Architecture and Compiler for Dynamic Processor Reconfiguration", IEEE, Laboratory for Engineering Man/Mackine Systems Division of Engineering, Box D, Brown University Providence, Rhode Island, 1991, pages 397-400							
	Bittner, Ray A. Jr., "Wormhole Dissertation, January 23, 1997,	Run-time Reconfiguration: Compp. I-XX, 1-415	aceptualization and V	LSI Design of a	High Performance C	Computing Syst	em,"	
	Myers, G. "Advances in Comp	uter Architecture,"Wiley-Interso	cience Publication, 2	nd 9d., John Wil	ey & Sons, Inc. pp. 4	63-94, 1978.		
	M. Saleeba, "A Self-Contained Dynamically Reconfigurable Processor Architecture," Sixteenth Australian Computer Science Conference, ASCS-16, QLD, Australia, February, 1993.							
	M. Morris Mano, "Digital Desi	gn," by Prentice Hall, Inc., Engl	ewood Cliffs, New J	ersey 07632, 19	84, pp. 119-125, 154	-161.		
	Maxfield, C. "Logic that Mutates While-U-Wait" EDN (Bur. Et) (USA), EDN (European Edition), 7 November 1996, Cahners Publishing, USA Norman, Richard S., "Hyperchip Business Summary, The Opportunity," January 31, 2000, pages 1-3.							
	Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming Languages and Systems," July 1987, USA, [online] Bd. 9, Nr., 3, pages 319-349, XP002\56651 ISSN: 0164-0935 ACM Digital Library.							
		ication in Partitioned Networks' , January 1995, pages 96-106, X				ated Circuits a	nd	
	Baumgarte, V., et al., PACT X	PP "A Self-reconfigurable Data	Processing Architec	ture," PACT Info	o. GMBH, Munchen	Germany 2001		
	Jantsch, Axel et al., "A Case Study on Hardware/software Partitioning," Royal Institute of Technology, Kista, Sweden, April 10, 1994. IEEE, pp. 111-118 Becker, J. et al., "Parallelization in Co-compilation for Configurable Accelerators - a Host/accelerator Partitioning Compilation Methoproceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, Fabruary 10-13, 1998							
							,"	
	Isshiki, Tsuyoshi et al., "Bit-Serial Pipeline Synthesis for Multi-FPGA Systems with C++ Design Capture," 1996 IEEE, pp. 38-47							
	Dissertation for Doktors der Instrukturprogrammierbare rechn	genieurwissenschaften der Univ er, July 1, 1997	ersitat Karlsruhe: W	einhardt, Markus	Ubersetzingsmetho	den fur		
	Hammes, Jeff et al., "Cameron: High Level Language Compilation for Reconfigurable Systems," Department of Computer Science, Colorado State University, Conference on Parallel Architectures and Compilation Techniques, October 12-16, 1999 K. Wada et al., "A Performance Evaluation of Tree-based Coherent Distributed Shared Memory" Proceedings of the Pacific RIM Conference on Communications, Comput and Signal Processing, Victoria, May 19-21 1993							
	Nilsson et al., "The Scalable Tr December 1992	ree Protocol - A Cache Coherenc	ce Approaches for L	arge-Scale Multi	processors" IEEE, pr	. 498-506		
	Wu et al., "A New Cache Direc	ctory Scheme", IEEE, pp 466-47	72, June 1996					
	Hauck 'The Roles of FPGA's i	n Reprogrammable Systems," I	EEE, April 1998, pp	. 615-638				
1	Wittig et al., "OneChip: An FP	GA Processor with Reconfigura	ble Logic" IEEE, 19	96 pp. 126-135				
Mrt Consider	Cadambi et al., "Managing Pip	eline-reconfigurable FPGAs," A	CM, 1998, pp. 55-6	4		·····		

EXAMINER'S !	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
Most solele	Hong Yu Xu et al., "Rarallel QR Factorization on a Block Data Flow Architecture" Conference Proceeding Article, March 1, 1992, pages 332-336 XPO10255276, PAGE 333, Abstract 2.2, 2.3, 2.4 - page 334
	Mirsky, E. DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, 1996, PP. 157-1666
	Cardoso, J.M.P., "Compilation of Java™ Algorithms onto Reconfigurable Computing Systems with Exploitation of Operation-Level Parallelism," Ph.D. Thesis, Universidade Tecnica de Lisboa (UTL), Lisbon, Portugal October 2000 (English Abstract included)
	Kung, "Deadlock Avoidance for Systolic Communication", 1988 Conference Proceedings of 15th Annual International Symposium on Computer Architecture, May 30, 1988, pp. 252-260
	TMS320C54X DSP: CPU and Peripherals, Texas Instruments, 1996, pp. 6-26 to 6-46
	TMS320C54x DSP: Mnemonic Instruction Set, Texas Instruments, 1996, p. 4-64
	XLINX, "Logic Cell Array Families: XC4000, XC4000A and XC4000H", product description, pages 2-7 to 2-15, Additional XC3000, XC31000 and XC3100A Data, pages 8-16 and 9-14
	Miller, Michael J. et al., "High-Speed FIFOs Contend with Widely Differing Data Rates: Dual-port RAM Buffer and Dual-pointer System Provide Rapid, High-density Data Storage and Reduce Overhead", Computer Design, September 1, 1985, pages 83-86.
	Forstner, Peter "Wer Zuerst Kommt, Mahlt Zuerst!: Teil 3: Einsatzgebiete und Anwendungsbeispiele von FIFO-Speichern", Elektronik, August 2000, pages 104-109
	John R. Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of Salifornia, Berkeley, IEEE, 1997, pages 12-21
	Jorg Donandt, "Improving Response Time of Programmable Logic Controllers by Use of a Boolean Coprocessor", AEG Research Institute Berlin, IEEE, 1989, pages 4-167 - 4-169.
	Alexandre F. Tenea et al., "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures", University of California, Los Angeles, 1998, pages 216 - 225.
NOT COUST	Andreas Koch et al, "Practical Experiences with the SPARXIL Co-Processor", 1998, IEEE, pages 394 - 398

EXAMINER /Cynthia Britt/ DATE CONSIDERED 01/25/2007

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.